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A simple approach is presented for designing complex oxide mesoscopic electronic devices based on
the conducting interfaces of room temperature grown LaAlO3/SrTiO3 heterostructures. The technique
is based entirely on methods known from conventional semiconductor processing technology, and we
demonstrate a lateral resolution of 100 nm. We study the low temperature transport properties of
nanoscale wires and demonstrate the feasibility of the technique for defining in-plane gates allowing
local control of the electrostatic environment in mesoscopic devices. VC 2018 Author(s). All article
content, except where otherwise noted, is licensed under a Creative Commons Attribution (CC BY)
license (http://creativecommons.org/licenses/by/4.0/). https://doi.org/10.1063/1.5026362
Since the discovery of a two-dimensional conducting elec-
tron system (2DES) at the interface between TiO2 terminated
strontium titanate (STO) and lanthanum aluminate (LAO),1 the
efforts towards exploring, understanding, and utilizing the elec-
tronic properties of oxide interfaces have attracted significant
attention from all branches of physics and materials science.
One example is the drive towards the integration of oxide inter-
faces in mesoscopic devices to complement the semiconductor
heterostructures and bottom-up grown nanostructures which
have been the material platform for two decades of research in
quantum transport. The oxide electron systems share the prop-
erties of low dimensionality and electrostatic gatability2 with
the conventional semiconductor systems but in addition display
a wide range of phenomena such as gate-tunable superconduc-
tivity, ferroelectricity, magnetism, and spin-orbit coupling
caused by strong electron-electron and electron-lattice interac-
tions in regimes not accessible in semiconductors.3,4 However,
the oxide 2DES is highly sensitive to the quality of the epitaxial
interfaces and subsequent surface processing,5,6 and a range of
specialized fabrication techniques have therefore been devel-
oped for realizing patterned oxide devices while protecting
interfaces and limiting post processing. Such techniques range
from patterned growth of the oxide top-layer by hard-mask
techniques,6–10 ion irradiation,11 thickness variations of the top
layer,12 or the creation of conducting nanostructures using scan-
ning probe lithography.13 Such approaches are more involved
than conventional semiconductor processing and often include
wet etching which is difficult to control leading to limited
reproducibility and resolution.
Most studies so far have considered crystalline STO-
based heterostructures where the top-films are deposited at
temperatures above 600 C. Room temperature (RT) deposi-
tion such as for the amorphous LAO/STO (a-LAO/STO) sys-
tem also leads to conducting interfaces where electrons
predominately originate from oxygen vacancies14,15 and
usually exhibit reduced mobilities compared to crystalline
LAO/STO.16 The key properties of gate-tunability and gate-
tunable superconductivity,17,18 however, remain intact, and
moreover, the highest transition temperature reported for the
STO-based 2DES was achieved in the a-LAO/STO system.19
Also, recently, studies were performed on the transport prop-
erties of negative-U quantum dot devices which were fabri-
cated from a-LAO/STO heterostructures.17,20 Thus, the
a-LAO/STO system provides an interesting system for meso-
scopic oxide devices, and here, we demonstrate that the
reduced deposition temperature allows patterning of the inter-
face conductivity by a conventional electron-beam or optical
lithography with only minor adjustments. We explore the lim-
itations of the technique in terms of lateral resolution and the
performance of nanoscale devices at low temperatures.
Our fabrication procedure is schematically illustrated in
Fig. 1(a). The starting point is a (001) STO single crystal with
a TiO2 terminated surface
21 achieved by first sonicating in
ethanol and acetone at room temperature (RT) for 300 s, then
for 20min in deionized (DI) water at 70 C, and 20min in
aqua regia (3:1:16 HCl:HNO3:H2O) at 70
C. Finally, follow-
ing a brief 30 s cleaning in DI water, the substrates are
annealed for 60min at 1000 C in a tube furnace under oxygen
flow and cooled to RT with a ramp rate of 100 C=h.
Substrates for e-beam(optical) lithography are then spin-
coated with 2% polymethyl methacrylate (PMMA) diluted in
anisole(AZ1505 photo resist) and heated for 1min at
185 Cð115 CÞ on a hot plate. Additionally, the e-beam
substrates are spin-coated with a layer of SX-AR-PC 5000 e-
spacer, which is heated for 60 s at 115 C, to reduce distortion
during exposure. PMMA(AZ1505) was exposed using stan-
dard parameters and the patterns developed in 1:3 Methyl-
Isobutyl-Ketone and Isopropanol(MF-321 developer). Before
growing the top-layer, the substrates were carefully cleaned in
an oxygen plasma for 120 s (calibrated to remove 8 nm of
PMMA) and cleaned in Milli-Q (MQ) water for 120 s at RT.
Lift-off patterning of a-LAO combined with subsequent higha)tsand@nbi.ku.dk
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temperature annealing and deposition has previously been
used for defining insulating structures in crystalline LAO/STO
devices.7 For defining conducting structures, it is, however,
crucial that the exposed surface does not contain any resist
residues and previous attempts excluding the last cleaning
steps have been found to lead to insulating samples.6 We have
tested the patterning technique for both e-beam lithography
and optical lithography yielding similar results; in the follow-
ing, we present the results obtained using the former tech-
nique. The final PMMA resist profile is shown in Fig. 1(e),
and a representative AFM image of the surface terraces in the
exposed channel is shown in Fig. 1(f) after the cleaning proce-
dure. No discernible differences to the as-treated surface are
observed. A top layer of 12 nm a-LAO was grown by room
temperature Pulsed-Laser-Deposition (PLD).6 To investigate
the properties of the 2DES induced at the exposed interfaces
and the spatial resolution of the lithographical patterning, stan-
dard Hall-bars (Fig. 2) were defined as well as structures
allowing 4-terminal measurements of leakage currents
between parallel wires with varying separations [Fig. 3(a)]
and of the conductance of wires of varying widths [Fig. 3(c)].
Hall-bar samples were fabricated with a width of
W¼ 30lm and a length of L¼ 500lm, and Fig. 2(a) shows a
representative sample after the growth of the top layer.
Measurements were performed in a dilution refrigerator with a
20 mK base temperature, and standard lock-in techniques
(20nA current excitation) were used to measure the longitudi-
nal Vxx and transverse Vxy voltage drops as indicated in the fig-
ure. The samples were mounted in a sample carrier using
conductive silver epoxy, and the overall carrier density was
modulated by biasing the conducting back-plane of the sample
(VBG). No leakage was measured between neighboring Hall-bars
on the samples. As seen in Fig. 2(b), the sheet resistance RS
¼ ðW=LÞVxx=I decreases upon cooling as typically observed for
metallic oxide interfaces. The dependence of Rxx and Rxy on a
perpendicular magnetic field B at 20 mK is shown in Fig. 2(c).
The positive magneto-resistance in Rxx is observed in all samples
and has also been reported previously for oxide interfaces and
has been attributed to contributions from more than one carrier
type.22,23 The finite value for Rxy at B¼ 0 is attributed to a con-
tribution from the longitudinal voltage drop due to an off-set of
the voltage probes or a non-isotropic current path in the sample.
Fitting Rxx and the high-field value of Rxy to the two-band
model24 as shown in the figure, we find a higher density
n1¼ 4.75  1013 cm2 of low mobility l1¼ 125cm2/V s and a
lower density n2¼ 7.5  1012 cm2 of high mobility carriers
FIG. 1. Schematic illustration of the patterning technique. (a) An STO sub-
strate is prepared with a TiO2 surface termination. (b) The surface is spin
coated in polymer-based electron or optically sensitive resist and (c) conven-
tional techniques are used for exposure and development, followed by care-
ful cleaning. (d) Amorphous LAO is deposited on the substrate by room
temperature PLD. (e) SEM image of a 2 lm wide channel taken with a 50
angle to the plane of the substrate. The inset shows an AFM image of the a-
LAO/STO. The scale bar is 200 nm. (f) Typical AFM image of the STO sur-
face after cleaning; the color scale is 0–8.5 nm.
FIG. 2. (a) Optical microscopy image and schematic measurement setup for
a typical sample used for Hall characterization. (b) Temperature (black) and
back-gate (blue) dependence of the sheet resistance. The cooldown curve
shows typical metallic behavior, while the back-gate dependency shows sim-
ilar behavior to an n-type semiconductor. (c) Low temperature Hall charac-
terization with Rxy (black) and Rxx (blue) and fits to a two-band model
(dashed lines).
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l2¼ 10l1¼ 1250cm2/V s. These carrier densities are in good
agreement with previous studies of the a-LAO/STO system.15,22
This indicates that the patterning process, in particular, the oxy-
gen plasma cleaning of the STO surface, has no significant con-
sequences for the quality of the 2DES.
As is common for LAO/STO samples, we find that electro-
static gating irreversibly changes the oxide 2DES25 and the ini-
tial measurements [Figs. 2(b) and 2(c)] were performed after
cooldown before applying a gate voltage. Figure 2(b) (blue)
shows the effect of VBG. The sample acts as an n-type semicon-
ductor, and resistance drops upon increasing VBG. No measur-
able leakage current between back-gate and Hall-bar was
observed during these measurements. We note that none of the
substrates turned superconducting at low temperature. We do
not suspect that this is a consequence of the patterning tech-
nique employed here since hard-mask devices were fabricated
at the same time using the same batches of substrates without
showing superconductivity either, although samples made by
the latter technique and measured under the same conditions
have previously exhibited superconductivity.19 Also, even in
unpatterned growths, we find significant growth-to-growth var-
iations when substrates exhibit superconductivity. The underly-
ing reason for this variation remains unknown. In total, 18
Hall-bar devices were fabricated on 3 substrates (6 patterned
using PMMA and the rest by optical lithography) of which 12
have been measured displaying the same behavior. In none of
the studied devices, we have observed inter-device leakage or
substrate leakage induced by the processing. In all, the results
of Fig. 2 show that devices patterned on a large scale using the
PMMA as a direct mask have the same properties as those
made using alternative patterning approaches.
The spatial resolution of the patterning technique is cru-
cial for fabrication of nanoscale devices. The pattern in the
PMMA resist can routinely be defined with a resolution
below 50 nm. The conducting interface is, however, not cre-
ated until the deposition of the LAO top film in the exposed
regions, and depending on the ability of the plasma cleaning
step described above and of the plasma of the PLD to enter
nanoscale patterns in the 100 nm thick mask layer [Fig.
1(b)], the resulting conducting areas may be smaller than the
resist openings. On the other hand, since the interface con-
ductivity is presumably a result of oxygen vacancies created
when depositing the top-layer, and that the oxygen diffusion
length may be significant, this could lead to conducting
regions extending beyond the resist openings. This could be
the consequence of under-cut in the exposed resist profile
due to exposure by electrons back-scattered from the sub-
strate which is often the case. Thus, in the case where either
of these mechanisms are significant, the actual resolution
would not be set by the resolution of the lithography. To
investigate this, two types of devices were fabricated allow-
ing 4-terminal measurements of (1) the leakage currents
between sets of parallel wires with varying separations,
s¼ 5,2,1,0.5, 0.25 lm, between the resist openings [Fig.
3(a)] and (2) the conductance of wires defined with varying
widths, W¼ 5,2,1,0.5, 0.25 lm [Fig. 3(c)].
Considering first the leakage between separated struc-
tures, none of the devices showed leakage at low bias and
the three largest wire separations show negligible leak cur-
rents up to a bias voltage of jVbiasj ¼ 10 V at room tempera-
ture. For the wires separated by 250 nm and 500 nm,
however, a leak current is observed for an applied bias of
jVbiasj  4:5 V for the 250 nm wire and at jVbiasj  9 V for
500 nm. Note that after the devices leak, the currents in Fig.
3(b) are set by a 100 MX series resistor included for protec-
tion. At low temperatures, the leakage threshold decreased to
jVbiasj  150 mV for the smallest separations probably due
to the temperature dependent dielectric properties of STO
(see below). For all devices, the observed leakage was
reversible, suggesting the origin to be a tunneling effect
between the parallel wires rather than the electronic dis-
charge or physical rearrangement of atoms in the sample.
From AFM inspection of the resist profiles, the edges of the
openings have a roughness of about 25 nm, and since the
measured leakage will be dominated by the points of small-
est separation, the absence of leakage at low bias shows that
the conducting region extends at most 100 nm beyond the
resist openings and presumably much less.
Figure 3(d) shows the RT resistance of the wire devices
as a function of the width. To reduce the effects of inhomo-
geneities, each device consists of 5 identical wires in paral-
lel. Each wire is 100 lm long and has two 45 lm long
sections that are kept at a width of 5lm joined together by a
central narrow section of length L and varying width W. In
FIG. 3. (a) Optical image of the device used to characterize leakage between
closely spaced conducting wires. The scale bar is 10lm. (b) Corresponding
room temperature IV characteristics of devices with different separations,
offset for clarity. No devices show leakage at low bias, and only for the two
closest spacings of 250 nm and 500 nm leakage is observed at V bias  4.5 V
and V bias  9 V, respectively. (c) Optical image of the device consisting of
a central wire with width W, and the scale bar is 10lm. (d) Linear 4-
terminal resistance vs. W at RT for devices each consisting of 5 identical
wires in the geometry of (c). The lines show fits to simple geometric rela-
tions (see the text).
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the simplest case, we expect the resistance to follow
R ¼ ½L=ðW þ W0Þ þ 19RS, where RS is the sheet resistance
of the 2DES and W0 is a possible deviation in the actual width
of the conducting area from the width defined in the mask
layer. The second term accounts for the resistance of the two
wide sections (each with an aspect ratio of 9.5) connected to
the central narrow wire. The blue and red traces in Fig. 3(d)
show fits to this expression with W0 fixed at 50 nm and
50 nm, respectively, which does not appropriately describe
the data. The black trace, on the other hand, shows a fit includ-
ing W0 as a fit parameter, providing an excellent fit to the
data with a sheet resistance of RS¼ 1.86 0.03 kX/w and
W0¼ 16 10 nm. Thus, within the experimental accuracy, the
width of the conducting region is consistent with the width of
the resist openings even for the most narrow wires. To sum-
marize, the results in Fig. 3 show that within an uncertainty of
about 25 nm (given by the roughness of the resist openings
defined by the lithography), the conducting regions in the
interface reproduce the lithographically defined openings in
the resist mask.
Local electrostatic control is an important element in most
mesoscopic devices such as quantum dots and quantum point
contacts (QPCs). Local gates are usually defined by capaci-
tively coupled metallic top electrodes isolated from the electron
system by an oxide. Alternatively, to avoid possible damage
due to processing on the samples after the growth of the top-
layer, either metallic gates can be used as a part of the mask
structure17 or nearby regions of the 2DES itself can be utilized
for gating.20,26 Figure 4 demonstrates the latter approach using
the PMMA as the patterning mask for defining a 500nm wide
channel with nearby 2DES side-gates as shown in Fig. 1(a).26
The separation between the gates and the channel was likewise
500nm. The conductance of the devices as a function of the
voltage VSG applied to the side-gates and back-gate is shown in
Figs. 4(b)–4(d) for a temperature of 20 mK. An interesting
regime is that close to pinch-off where only a few channels
contribute to the transport, phenomena such as quantized con-
ductance are expected. For all three gates, the conductance sig-
nificantly decreases with lowering gate potential as the channel
is depleted of carriers and the effect of the two side gates is
remarkably symmetric. The gate-efficiency, however, progres-
sively decreases at lower gate voltage due to the field dependent
dielectric constant of STO,26 and the side-gates could be oper-
ated without leakage only within the range of [0.15 V,1 V]. A
similar device with lower dimensionality was fabricated after
these measurements. Here, conductance was observed through
a 100nm channel with a non-leaking interval of [0.15 V,
0.15 V] and similar results from the transport measurements.
Although the devices were operated in the regime close to
pinch-off, no quantization of conductance nor signatures of
conductance fluctuation were observed. This is similar to previ-
ous reports27 and is interpreted as a current carried by many
weakly transmitting transverse modes. Systematic investiga-
tions of device geometries varying the potential steepness
around the channel may shed further light on this.
In conclusion, we have presented a patterning approach
for the fabrication of mesoscopic devices from STO-based
heterostructures with room temperature grown top-layers.
The technique utilizes only conventional polymer resists sen-
sitive to either electron or optical exposure and allows for
patterning with a resolution of at least 100 nm without affect-
ing the quality of the 2DES. Finally, we demonstrated devi-
ces implementing local electrostatic gate-control of the
carrier density in narrow constrictions. Various aspects of
the patterning approach were demonstrated using room tem-
perature grown amorphous LAO as the top-layer; however,
alternative STO-based conducting room temperature grown
interfaces have been reported,16,18 and we expect that the
techniques reported in this study may be directly applied to
such systems as well. The results present a simple way to
bridge the gap between oxide-based quantum device fabrica-
tion and state-of-the-art semiconductor processing.
We acknowledge the Villum Foundation for financial
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the Danish National Research Foundation.
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